ANALYSIS OF POWER EFFICIENCY FOR FOUR-PHASE POSITIVE CHARGE PUMPS

Chien-pin Hsu and Hongchin Lin Department of Electrical Engineering National Chung-Hsing University, Taichung, Taiwan e-mail:hclin@dragon.nchu.edu.tw

ABSTRACT

In this paper, the compact model of power efficiency for four-phase positive charge pump is derived. The model was verified by using post-layout simulation with 0.25μ m triple-well flash memory technology. By including parasitic effects in the pump, the discrepancies between the model and the post-layout simulation results are within 4%.

KEY WORDS

Modelling, power efficiency, body effect, threshold voltage, and charge pump

1. Introduction

The charge pump is a DC-DC voltage converter to generate the required voltage higher or lower than the supply voltage. Charge pump circuits are usually applied to flash memory, EEPROM and LCD displays. The most popular schemes are based on the circuit proposed by Dickson [1].

Due to low power requirement in many applications, the power efficiency of the charge pump has become one of the important issues in recent years. Palumbo et al. proposed an optimized strategy to design minimum power consumption for the two-phase charge pump [2]. The power efficiency comparison between four-phase charge pump and voltage doublers [3] was presented. Even though the power efficiency of voltage doublers is slightly better, they require both NMOS and PMOS transistors at the same time, unlike four-phase charge pumps only requiring NMOS or PMOS transistors. The SOI CMOS process used to increase efficiency was discussed in [4]-[6]. Although many works have been done for power efficiencies of the two-phase charge pumps and voltage doublers, there have been few reports focused on fourphase charge pumps. In this paper, a complete charge transfer method to analyze the power efficiency is presented for the four-phase charge pump. The resulting model was verified by using a 0.25µm triple-well flash memory process.

This paper is organized as follows. In Section 2, the modified four-phase four-stage positive charge is described. The formulation of power efficiency for the

charge pump is derived in the next section. Section 4 shows the agreement of the proposed model and the postlayout simulations. The final conclusions are given in Section 5.

2. The Four-Phase Positive Charge Pump

The performance of the Dickson charge pump is degraded due to threshold voltage and body effect. The modified four-stage positive charge pump with the four-phase clocks is shown in Fig. 1 [7]. The reason to add the transistor M_{si} ($i = 1 \sim 4$) will be given below.

One stage of the charge pump consists of a storage capacitor ($C_i = C_1 = C$, $i = 1 \sim 4$), an NMOS switch (M_i), a gate boosting circuitry (M_i ' and C_{gi}), and a body control transistors M_{si} . During the charge transferring period, the charge stored in C_i is transferred to C_{i+1} of the next stage through the switch transistor, M_i . In order to eliminate the threshold voltage degradation in M_i , the gate boosting circuitry is used to raise much higher gate voltage of M_i . The conventional method to avoid body effect of M_i is achieved by tie the well to its drain. However, the high instantaneous PN junction between the well and the source may cause higher noise in the chip, thus the reliability may become an issue. To minimize the noise issue, the transfer switch M_{si} is used to track the well to the lowest potential in each stage to avoid body effects [8]



Fig. 1. The modified four-stage positive charge pump and the four-phase clocks

The output of an *N*-stage four-phase positive charge pump can be given as

$$V_{out} = \left(N+1\right)\left(\frac{C}{C+C_{top}}\right)V_{DD} - V_{tn} - \frac{NI_{load}}{f(C+C_{top})}$$
(1)

where V_{tn} is the threshold voltage of switch M_{out} , C_{top} is the switch-node parasitic capacitance, I_{load} is the load current, and f is clock frequency whose amplitude is V_{DD} .

3. Compact Model of Power Efficiency

To calculate the power efficiency of the four-phase positive charge pump, the power consumption must be evaluated. The power consumption in the charge pump includes the storage capacitor C_i , the boosting capacitor C_{gi} , the bottom-plate (C_{bot}) and the top-plate (C_{top}) parasitic capacitances of C_i , as well as the bottom-plate (C_{bg}) and the top-plate (C_{tg}) parasitic capacitances of C_{gi} . Actually, the total switch-node parasitic capacitors include the gate capacitance of M_i ', C_{db} of M_i ', C_{db} and C_{sb} of M_i , and C_{db} of M_{si} [6]. For simplicity, those parasitic capacitances are assumed to be included in C_{top} and $C_{t\sigma}$ in the following analysis. Moreover, the ideal clock signals without buffers are directly connected to the bottom plates of C_i and C_{gi} for power efficiency analyses [1], since the sizes of buffers influence the power consumption and the waveforms of clocks.

The clock cycles are divided into eight different intervals in time. Figs. 2 to 5 illustrate the charge distribution of the four-phase positive charge pump in time intervals t1, t3, t5 and t7, respectively. During t1, M_1 ', M_3 ' and M_{out} are turned on and the charges of V_{DD} and ϕ_1 are transferred to C_{g1} , C_{g3} and C_L , respectively. At time interval t3, the charges of V_{DD} and C_2 are transferred to C_1 and C_3 through M_1 and M_3 , respectively. During t5, similar to t1, M_2 ' and M_4 ' turn on and the charges of ϕ_3 are delivered to C_{g2} and C_{g4} . Similarly, at time t7, those charges stored in C_1 and C_3 are transferred to C_2 and C_4 through M_2 and M_4 , respectively. Nevertheless, there is no charge consumed in the others time interval.

The clock cycles are divided into eight different intervals in time. Figs. 2 to 5 illustrate the charge distribution of the four-phase positive charge pump in time intervals t1, t3, t5 and t7, respectively. During t1, M_1 ', M_3 ' and M_{out} are turned on and the charges of V_{DD} and ϕ_1 are transferred to C_{g1} , C_{g3} and C_L , respectively. At time interval t3, the charges of V_{DD} and C_2 are transferred to C_1 and C_3 through M_1 and M_3 , respectively. During t5, it is similar to t1 that M_2 ' and M_4 ' are turned on and the charges of ϕ_3 are delivered to C_{g2} and C_{g4} . Similarly, at time t7, those charges stored in C_1 and C_3 are transferred to C_2 and C_4 through M_2 and M_4 , respectively. Nevertheless, there is no charge consumed in the other time intervals.

From t1 to t8, the charges provided by V_{DD} are

$$\Delta Q_{t1} = \Delta Q + 2\Delta Q_{bot} + 3\Delta Q_{top} + 2\Delta Q_g + 2\Delta Q_{tg}$$
(2)

$$\Delta Q_{I3} = 2\Delta Q + 2\Delta Q_{lop} + 2\Delta Q_{bg} + 2\Delta Q_{lg} \tag{3}$$

$$\Delta Q_{t5} = 2\Delta Q_{bot} + 2\Delta Q_{top} + 2\Delta Q_g + 2\Delta Q_{tg} \tag{4}$$

$$\Delta Q_{i7} = 2\Delta Q + 2\Delta Q_{top} + 2\Delta Q_{lg} + 2\Delta Q_{bg}$$
⁽⁵⁾



Fig. 2. Charge transfer during t1 ($\phi_1 = \phi_3 = \text{high}$, $\phi_2 = \phi_4 = \text{low}$)



Fig. 3. Charge transfer during t3 ($\phi_1 = \phi_2 = \text{high}$, $\phi_3 = \phi_4 = \text{low}$)



Fig. 4. Charge transfer during $t5 (\phi_1 = \phi_3 = \text{high}, \phi_2 = \phi_4 = \text{low})$



Fig. 5. Charge transfer during t7 ($\phi_1 = \phi_2 = \text{low}$, $\phi_3 = \phi_4 = \text{high}$)

The total charge provided by the power supply in one clock cycle is the sum of Eqns. (2) to (5).

 $\Delta Q_{1T} = 5\Delta Q + 4\Delta Q_{bol} + 9\Delta Q_{lop} + 4\Delta Q_g + 8\Delta Q_{lg} + 4\Delta Q_{bg}$ (6) Therefore, the total current consumption of the four-phase charge pump is

$$I_{total} = 5I_{load} + 4I_{bot} + 9I_{top} + 4I_{g} + 8I_{tg} + 4I_{bg}$$
(7)

This analysis can be extended to any number of stages. For an N-stage charge pump, the total current consumption can be expressed as

$$I_{total} = (N+1)I_{load} + NI_{bot} + (2N+1)I_{top} + NI_g + 2NI_{tg} + NI_{bg}$$
(8)

The current that charges and discharges the bottom plate and the top plate of the storage capacitor is given as [6]

$$I_{bot} = C_{bot} \cdot V_{DD} \cdot f \tag{9}$$

$$I_{top} = \frac{C_{top}}{C + C_{top}} \cdot I_{load}$$
(10)

where V_{DD} is the supply voltage and I_{load} is the output loading current.

Similarly,
$$I_{bg} = C_{bg} \cdot V_{DD} \cdot f$$
 and $I_{tg} = \frac{C_{tg}}{C_{gi} + C_{tg}} \cdot I_{g}$ can

be obtained for the bottom plate and the top plate of the boosting capacitor, where I_g is the current that charges the boosting capacitor.

By definition, the power efficiency of the charge pump may be written as follows.

$$\eta = \frac{P_{out}}{P_{in}} = \frac{V_{out}I_{load}}{V_{DD}I_{total}}$$
(11)

By substituting the above expressions of currents and V_{out} into Eqn. (11), the efficiency η can be written in Eqn. (12).

$$\eta = \frac{(N+1)(\frac{C}{C+C_{lop}})V_{DD} - V_{ln} - \frac{N_{load}}{f \cdot (C+C_{lop})}}{V_{DD} \left[(N+1) + \frac{NC_{loa}V_{DD}f}{I_{load}} + \frac{(2N+1)C_{lop}}{C+C_{lop}} + \frac{N_g}{I_{load}} + 2N\frac{I_g \cdot C_{lg}}{I_{load}(C_{gl} + C_{lg})} + N\frac{C_{lg}V_{DD}f}{I_{load}} \right]}$$
(12)

Since the bottom-plate and the top-plate parasitic capacitance C_{bot} and C_{top} are nearly proportional to the storage capacitor *C*, we may assume $C_{bot} = \alpha C$ and $C_{top} = \beta C$. Hence, Eqns. (9) and (10) become

$$I_{bot} = \alpha \cdot C \cdot V_{DD} \cdot f \tag{13}$$

$$I_{lop} = \frac{\beta \cdot C}{C + \beta \cdot C} \cdot I_{load} = \frac{\beta}{1 + \beta} \cdot I_{load}$$
(14)

Similarly, C_{bg} and C_{tg} are also fractions of the boosting capacitor C_{gi} so that $C_{bg} = \alpha_g C_{gi}$ and $C_{tg} = \beta_g C_{gi}$. I_{bg} and I_{tg} can be expressed as

$$I_{bg} = \alpha_g \cdot C_{gi} \cdot V_{DD} \cdot f \tag{15}$$

$$I_{ig} = \frac{\beta_g \cdot C_{gi}}{C_{gi} + \beta_g \cdot C_{gi}} \cdot I_g = \frac{\beta_g}{1 + \beta_g} \cdot I_g$$
(16)

Since the storage capacitance is more than an order of magnitude larger than boosting capacitor. Therefore, it can be assumed that C_{gi} is a fraction of *C* to have $C_{gi} = \gamma C$. Thus, Eqn. (12) can be rewritten as

$$\eta = \frac{(N+1)(\frac{1}{1+\beta})V_{DD} - V_{in} - \frac{NI_{load}}{f \cdot (1+\beta) \cdot C}}{V_{DD} \left[(N+1) + \frac{N\alpha CV_{DD}f}{I_{load}} + \frac{(2N+1)\beta}{1+\beta} + N\gamma + 2N\frac{\gamma \cdot \beta_g}{1+\beta_g} + N\frac{\alpha_g \cdot C\gamma V_{DD}f}{I_{load}} \right]}$$
(17)

4. Model Verification

To verify the compact model obtained in the previous section, the post-layout SPICE simulations were carried out with 0.25 μ m triple-well flash memory technology. The threshold voltage of the NMOS is about 0.65 V. The storage capacitance and the boosting capacitance for the charge pump are 35 pF and 1 pF, respectively. The parameters α and β based on the post-layout parasitic parameter extraction for the charge pump are $\alpha = 0.171$ and $\beta = 0.022$. Similarly, the parameters related to the boosting capacitors α_g and β_g are 0.185 and 0.019, respectively.

A set of simulation results was performed by varying the supply voltage from 1.2 V to 2 V with the output current from 20 μ A to 240 μ A at the frequency of 6MHz or 10MHz. Power efficiency and V_{out} are compared between the compact model and post-layout simulations in Figs. 6 to 9. The simulations agree well with the model with the maximum errors lower than 4%.



Fig.6. Power efficiencies versus supply voltages for the four-stage pump with f = 10 MHz and output current = 140 μ A



Fig. 7. Output voltages vs. loading currents for the fourstage positive charge pump with $V_{DD} = 1.8$ V



Fig. 8. Power efficiencies and error percentage between the model and simulations are plotted as functions of loading current for the four-stage charge pump with $V_{DD} =$ 1.8 V.

5. Conclusion

In this work, a theoretical analysis of power efficiency is presented for the four-phase positive charge pump with body potential control to avoid body effects and minimize noise due to PN junction conduction. The compact model well agrees with the post-layout simulation results. The maximum errors are always less than 4% for various loading currents and supply voltages. This model should be very helpful for design of stage number, capacitors and operation frequency of positive four-phase charge pumps.

Acknowledgements

The authors would like to acknowledge Chip Implementation Center (CIC) of National Applied Research Laboratories (NARL) of Taiwan for the support in chip design. This work was supported by National Science Council of Taiwan (NSC 95-2221-E-005-145 and NSC 95-2220-E-005-005).



Fig. 9. Power efficiencies versus stage numbers for the four-stage charge pump with output current of 140 μ A and $V_{DD} = 1.8$ V.

References

- J. Dickson, On-chip high-voltage generation NMOS integrated circuits using an improved voltage multiplier technique, *IEEE J. Solid-State Circuits*, SC-11, 1976, 374-378.
- [2] G. Palumbo, D. Pappalardo, and M. Gaibotti, Chargepump circuits: power-consumption optimization, *IEEE Trans. on Circuits and Systems I: Fundamental Theory and Applications*, 49, 2002, 1535 – 1542.
- [3] D. Baderna, A. Cabrini, G. Torelli, and M. Pasotti, Efficiency comparison between doubler and Dickson charge pumps, *IEEE Int. Symp. Circuits Syst.*, 2, Kobe, Japan, 2005, 1891-1894.
- [4] M. R. Hogue, T. McNutt, J. Zhang, A. Mantooth, and M. M. Mojarradi, A high voltage Dickson charge pump in SOI CMOS, *Proc. IEEE Custom Integrated Circuits Conf.*, 2003, 493-496.
- [5] M. R. Hogue T. Ahmad, T. R. McNutt, H. A. Mantooth, and M. M. Mojarradi, Design technique of an on-chip, high-voltage charge pump in SOI, *IEEE Int. Symp. Circuits Syst.*, *1*, Kobe, Japan, 2005, 133-136.

- [6] M. R. Hogue, T. Ahmad, T. R. McNutt, H. A. Mantooth, & M. M. Mojarradi, A Technique to Increase the Efficiency of High Voltage Charge Pumps, *IEEE Trans. on Circuits and Systems II: Express Briefs*, 53, 2006, 364-368.
- [7] H. Lin, J. Lu and Y.-T. Lin, A new four-phase charge pump without body effects for low supply voltages, *Proc. IEEE Asia-Pacific Conference*, Taipei, Taiwan, 2002, 53-56.
- [8] J. Shin, I.-Y. Chung, Y. J. Park, & H. S. Min, A new charge pump without degradation in threshold voltage due to body effect, *IEEE J. Solid-State Circuits*, 35, 2000, 1227-1230.